Difference between revisions of "Template:DIP saites"

From DiLab
Jump to: navigation, search
(Vispārīga lietošana)
(Domu graudi)
 
(35 intermediate revisions by the same user not shown)
Line 45: Line 45:
 
DiLab ir pieejami sekojoši Xilinx (Digilent) attīstītajrīki:
 
DiLab ir pieejami sekojoši Xilinx (Digilent) attīstītajrīki:
  
* [http://www.pynq.io/ PYNQ] [https://reference.digilentinc.com/reference/programmable-logic/pynq-z1/start -Z1]
+
* '''[https://reference.digilentinc.com/reference/programmable-logic/anvyl/start ANVYL]'''
 +
** Anvyl Reference Manual: [https://reference.digilentinc.com/_media/reference/programmable-logic/anvyl/anvyl_rm.pdf (PDF)] [https://digilent.com/reference/programmable-logic/anvyl/reference-manual (Website)]
 +
** [[ANVYL programmēšana]] - Pamācība, kā uzlādēt dizainu uz Anvyl dēļa
 +
** [https://github.com/elomage/FPGA-resources/tree/main/ucf_templates UCF file templates].
 +
 
 +
* '''[http://www.pynq.io/ PYNQ]''' [https://reference.digilentinc.com/reference/programmable-logic/pynq-z1/start -Z1]
 
** [https://www.digikey.com/en/articles/techzone/2019/apr/build-and-program-fpga-based-designs-quickly-python-jupyter-notebooks Build and Program FPGA-Based Designs Quickly with Python and Jupyter Notebooks] - with Zynq (PYNQ)
 
** [https://www.digikey.com/en/articles/techzone/2019/apr/build-and-program-fpga-based-designs-quickly-python-jupyter-notebooks Build and Program FPGA-Based Designs Quickly with Python and Jupyter Notebooks] - with Zynq (PYNQ)
  
* [https://reference.digilentinc.com/reference/programmable-logic/anvyl/start ANVYL]
+
* '''[https://reference.digilentinc.com/reference/programmable-logic/spartan-3e/start Spartan-3E]'''
 
 
* [https://reference.digilentinc.com/reference/programmable-logic/spartan-3e/start Spartan-3E]
 
 
** [http://www.xilinx.com/support/documentation/boards_and_kits/ug230.pdf Xilinx Spartan-3E FPGA Starter Kit Board User Guide] PDF 7.34MB
 
** [http://www.xilinx.com/support/documentation/boards_and_kits/ug230.pdf Xilinx Spartan-3E FPGA Starter Kit Board User Guide] PDF 7.34MB
 
** [http://www.xilinx.com/support/documentation/sw_manuals/xilinx12_2/spartan3e_scm.pdf Spartan-3E Libraries Guide for Schematic Designs] PDF 9.19MB
 
** [http://www.xilinx.com/support/documentation/sw_manuals/xilinx12_2/spartan3e_scm.pdf Spartan-3E Libraries Guide for Schematic Designs] PDF 9.19MB
 
** [http://www.xilinx.com/support/documentation/sw_manuals/xilinx12_2/spartan3e_hdl.pdf Spartan-3E Libraries Guide for HDL Designs] PDF 3.94MB
 
** [http://www.xilinx.com/support/documentation/sw_manuals/xilinx12_2/spartan3e_hdl.pdf Spartan-3E Libraries Guide for HDL Designs] PDF 3.94MB
 +
** [https://github.com/elomage/FPGA-resources/tree/main/ucf_templates UCF file templates].
  
 
* [http://www.xilinx.com/products/boards/s3e1600e/reference_designs.htm Spartan-1600e]
 
* [http://www.xilinx.com/products/boards/s3e1600e/reference_designs.htm Spartan-1600e]
  
* [http://www.xilinx.com/univ/xupv2p.html XUP V2P]
+
* [https://reference.digilentinc.com/reference/programmable-logic/virtex-ii-pro/start XUP V2P], no [http://www.xilinx.com/univ/xupv2p.html Xilinx University Program]
 +
 
  
 
==== PMOD papildus moduļi ====
 
==== PMOD papildus moduļi ====
Line 80: Line 85:
 
* Audio DAC SPI [https://reference.digilentinc.com/reference/pmod/pmodmic3/start PmodMIC3]
 
* Audio DAC SPI [https://reference.digilentinc.com/reference/pmod/pmodmic3/start PmodMIC3]
  
=== Xilinx ISE WebPACK (14.7) ===
+
=== Xilinx ISE instalācija ===
 
+
==== Xilinx ISE WebPACK (14.7) ====
Xilinx ISE Webpack versija 14.7 (Windows 7, nevis Windows 10) ir pēdējā versija, kas vēl atbalsta Spartan 3E FPGA.
 
 
 
To iespējams lejuplādēt no [https://www.xilinx.com/support/download/index.html/content/xilinx/en/downloadNav/vivado-design-tools/archive-ise.html Xilinx arhīva web portāla], kurā nepieciešams šim nolūkam izveidot kontu.
 
  
* [[ISE WebPACK 14.7 USB driver]] instalācija
+
* [[ISE 14.7 instalācija]]
Papildus:
 
* [https://www.xilinx.com/support/answers/59128.html Digilent driver installation] (no Xilinx portāla)
 
* [http://dreamrunner.org/blog/2012/09/12/install-xilinx-ise-on-the-ubuntu/ Install Xilinx ISE on Ubuntu] (learn&think)
 
* [https://www.george-smart.co.uk/fpga/xilinx_jtag_linux/ Install Linux ISE] (George Smart)
 
* [https://electrontips.com/how-to-install-xilinx-ise-design-suite-14-7-on-windows-10/ Install ISE on Windows 10] @ electrontips.com
 
  
=== Xilinx ISE WebPACK (12.2) ===
+
==== Xilinx ISE WebPACK (12.2) ====
  
 
* [https://secure.xilinx.com/webreg/register.do?group=dlc&htmlfile=&emailFile=&cancellink=&eFrom=&eSubject=&version=12.2&akdm=1&filename=Xilinx_ISE_DS_Lin_12.2_M.63c.1.1.tar Installer for Linux] TAR/GZ 3.02GB (nepieciešams reģistrēties www.xilinx.com)
 
* [https://secure.xilinx.com/webreg/register.do?group=dlc&htmlfile=&emailFile=&cancellink=&eFrom=&eSubject=&version=12.2&akdm=1&filename=Xilinx_ISE_DS_Lin_12.2_M.63c.1.1.tar Installer for Linux] TAR/GZ 3.02GB (nepieciešams reģistrēties www.xilinx.com)
Line 104: Line 101:
  
 
* [http://rmdir.de/~michael/xilinx/ Xilinx JTAG tools on Linux without proprietary kernel modules]
 
* [http://rmdir.de/~michael/xilinx/ Xilinx JTAG tools on Linux without proprietary kernel modules]
 +
 +
* [http://www.xilinx.com/support/documentation/sw_manuals/xilinx12_2/ise_tutorial_ug695.pdf ISE In-Depth Tutorial] (ver.12.2) PDF 5.04MB
 +
* [http://www.xilinx.com/support/documentation/sw_manuals/xilinx12_2/plugin_ism.pdf ISim User Guide] (ver.12.2) PDF 1.96MB
  
 
=== Xilinx ISE lietošana ===
 
=== Xilinx ISE lietošana ===
 +
* [https://github.com/elomage/FPGA-resources/tree/main/ucf_templates UCF failu šabloni] FPGA platformām.
  
 
==== Vispārīga lietošana ====
 
==== Vispārīga lietošana ====
* [http://www.xilinx.com/support/documentation/sw_manuals/xilinx12_2/ise_tutorial_ug695.pdf ISE In-Depth Tutorial] (ver.12.2) PDF 5.04MB
+
* [http://www.xilinx.com/support/documentation/sw_manuals/xilinx14_7/ise_tutorial_ug695.pdf ISE In-Depth Tutorial] (ver.14.7) PDF
 
* [https://www.xilinx.com/support/documentation-navigation/development-tools/hardware-development/ISE-design-suite.html?preSelect=documenttype:SeeAll#documentation Xilinx ISE dokumentācija] - dažādi dokumenti
 
* [https://www.xilinx.com/support/documentation-navigation/development-tools/hardware-development/ISE-design-suite.html?preSelect=documenttype:SeeAll#documentation Xilinx ISE dokumentācija] - dažādi dokumenti
  
Line 114: Line 115:
  
 
* [http://www.xilinx.com/support/documentation/sw_manuals/xilinx14_7/plugin_ism.pdf ISim User Guide] (ver.14.7) PDF 1.96MB
 
* [http://www.xilinx.com/support/documentation/sw_manuals/xilinx14_7/plugin_ism.pdf ISim User Guide] (ver.14.7) PDF 1.96MB
* [http://www.xilinx.com/support/documentation/sw_manuals/xilinx12_2/plugin_ism.pdf ISim User Guide] (ver.12.2) PDF 1.96MB
+
* [https://www.xilinx.com/support/documentation/sw_manuals/xilinx14_7/ug682.pdf ISim in-depth Tutorial] PDF
 
* [https://youtu.be/hPYsQE0-1kQ Simulācija ar ISim] - pamācības video
 
* [https://youtu.be/hPYsQE0-1kQ Simulācija ar ISim] - pamācības video
  
Line 130: Line 131:
 
[https://store.digilentinc.com/anvyl-spartan-6-fpga-trainer-board/ ANVYL]
 
[https://store.digilentinc.com/anvyl-spartan-6-fpga-trainer-board/ ANVYL]
 
ir Xilinx Spartan 6G FPGA bāzēts attīstītājrīks ar dažādām papildus un perifērijas iekārtām.
 
ir Xilinx Spartan 6G FPGA bāzēts attīstītājrīks ar dažādām papildus un perifērijas iekārtām.
 +
 +
* [[ANVYL programmēšana]] - kā uzlādēt dizainu uz Anvyl dēļa
 +
* [https://youtu.be/9iQfqhUfAcE Video ar Anvyl programmēšanas piemēru]
  
 
== PYNQ ietvars ==
 
== PYNQ ietvars ==
Line 148: Line 152:
 
* [https://pynq.readthedocs.io/en/v2.0/pynq_libraries/pmod.html Par PMOD un PYNQ]
 
* [https://pynq.readthedocs.io/en/v2.0/pynq_libraries/pmod.html Par PMOD un PYNQ]
  
== HDL tutorials ==
+
== HDL pamācības (Verilog, VHDL) ==
  
 
<!-- (unavailable) * [http://www.eecs.harvard.edu/cs141/resources/verilog-tutorial.pdf Verilog Tutorial I (10 pages)] PDF 69.58KB -->
 
<!-- (unavailable) * [http://www.eecs.harvard.edu/cs141/resources/verilog-tutorial.pdf Verilog Tutorial I (10 pages)] PDF 69.58KB -->
Line 161: Line 165:
 
** [http://www.gmvhdl.com/VHDL.html VHDL Tutorial I (15 pages)]
 
** [http://www.gmvhdl.com/VHDL.html VHDL Tutorial I (15 pages)]
 
** [http://lslwww.epfl.ch/pages/teaching/cours_lsl/sl_info/vhdl-tutorial.pdf VHDL Tutorial II (84 pages)] PDF 391.95KB
 
** [http://lslwww.epfl.ch/pages/teaching/cours_lsl/sl_info/vhdl-tutorial.pdf VHDL Tutorial II (84 pages)] PDF 391.95KB
 +
 +
* Debouncing
 +
** [https://www.fpga4student.com/2017/04/simple-debouncing-verilog-code-for.html Verilog code for debouncing buttons on FPGA]
 +
 +
== RISC-V ==
 +
 +
* [https://riscv.org/technical/specifications/ Specifications]
 +
* [https://github.com/riscv-non-isa/riscv-asm-manual/blob/master/riscv-asm.md Getting started] - Assembly manual
 +
* [https://www.cl.cam.ac.uk/teaching/1617/ECAD+Arch/files/docs/RISCVGreenCardv8-20151013.pdf Green card]
 +
* [https://five-embeddev.com/riscv-isa-manual/latest/instr-table.html RISC-V Instruction Set Manual] from five-embeddev.com
 +
* [https://www.cs.cornell.edu/courses/cs3410/2019sp/riscv/interpreter/ RISC-V Interpretators online]
 +
* [https://riscvasm.lucasteske.dev/# RISC-V Online Assembler]
  
 
== Seriālie protokoli ==
 
== Seriālie protokoli ==
Line 189: Line 205:
 
[http://andromeda.df.lu.lv/wiki/index.php/LU::poster-howto Piezīmes par plakātu un prezentāciju veidošanu]
 
[http://andromeda.df.lu.lv/wiki/index.php/LU::poster-howto Piezīmes par plakātu un prezentāciju veidošanu]
  
== Atsauksmes par kursu ==
+
== Citi kursi un saites ==
* DIP 2012-1-m: [http://bit.ly/MVbhuZ] [http://bit.ly/Lvsur2] [http://bit.ly/MX4Upj]
+
* [http://www.ecs.umass.edu/ece/koren/architecture/ Computer architecture education tools] at UMass
  
 
== Citi kursi un saites ==
 
 
* [https://8bitworkshop.com/ 8 Bit Workshop] - aparatūras simulators pārlūkā, tai skaitā Verilog.
 
* [https://8bitworkshop.com/ 8 Bit Workshop] - aparatūras simulators pārlūkā, tai skaitā Verilog.
  
Line 227: Line 241:
  
 
* [https://www.acm.org/hennessy-patterson-turing-lecture 2017 ACM A.M. Turing Award recipients John Hennessy and David Patterson delivered the Turing Lecture on June 4 at ISCA 2018]
 
* [https://www.acm.org/hennessy-patterson-turing-lecture 2017 ACM A.M. Turing Award recipients John Hennessy and David Patterson delivered the Turing Lecture on June 4 at ISCA 2018]
 +
 +
* [https://youtu.be/TPbroUDHG0s Spēļu programmēšana 8 bitu arhitektūrā]
 +
 +
* [https://youtu.be/V9xUQWo4vN0 Tranzistors] - 1953.gada dokumentālā filma
  
 
== FPGA pielietojumi ==
 
== FPGA pielietojumi ==
 
* [http://www.wired.com/2014/06/microsoft-fpga/ Microsoft Supercharges Bing Search With Programmable Chips]
 
* [http://www.wired.com/2014/06/microsoft-fpga/ Microsoft Supercharges Bing Search With Programmable Chips]
 +
* [https://tang.sipeed.com/en/ Tang primer board] for RISC V
 +
* [https://thedatabus.io/fpga-buying-guide FPGA buying guide]

Latest revision as of 21:24, 21 May 2023

Resursi


Digital design textbooks @ Digilent Inc.

Saites

Xilinx produkti (FPGA čipi)

Xilinx attīstītajrīki

DiLab ir pieejami sekojoši Xilinx (Digilent) attīstītajrīki:


PMOD papildus moduļi

Mums ir pieejami dažādi PMOD perifērijas iekārtu moduļi (pārsvarā 1x6 formātā) par kuriem sīkāk var lasīt Digilentic portālā.

Xilinx ISE instalācija

Xilinx ISE WebPACK (14.7)

Xilinx ISE WebPACK (12.2)

Xilinx ISE lietošana

Vispārīga lietošana

Simulācija ar ISim

Simulācija ar ModelSim

Video applications using FPGA

ANVYL attīstītājrīks

ANVYL ir Xilinx Spartan 6G FPGA bāzēts attīstītājrīks ar dažādām papildus un perifērijas iekārtām.

PYNQ ietvars

PYNQ ir ietvars kas iespējo FPGA aparatūras funkciju izmantošanu ar Python programmēšanas valodu. Atbalstītā aparatūra iekļauj ZYNQ.

PYNQ informācijas avoti:

PYNQ projekti

PYNK un PMOD

HDL pamācības (Verilog, VHDL)

RISC-V

Seriālie protokoli

IP cores priekš FPGA


Ieteikumi prezentāciju veidošanā

Piezīmes par plakātu un prezentāciju veidošanu

Citi kursi un saites

  • 8 Bit Workshop - aparatūras simulators pārlūkā, tai skaitā Verilog.

Domu graudi

FPGA pielietojumi