DIPb09:PD4

From DiLab
Revision as of 18:40, 1 October 2009 by Artis (talk | contribs) (New page: * Uzdevums 1: Xilinx ISE vidē realizēt ALU pēc sekojošas specifikācijas: {| border=1 cellspacing=0 cellpadding=4 |- ! INPUTS ! OUTPUTS ! ! OPCODE ! RESULT ! OPCODE ! RESULT ! ...)
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)
Jump to navigation Jump to search
The printable version is no longer supported and may have rendering errors. Please update your browser bookmarks and please use the default browser print function instead.
  • Uzdevums 1: Xilinx ISE vidē realizēt ALU pēc sekojošas specifikācijas:
INPUTS OUTPUTS OPCODE RESULT OPCODE RESULT OPCODE RESULT
A(3:0) RESULT(3:0) 000 A AND B 011 A XOR B 110 reserved
B(3:0) OVERFLOW 001 A OR B 100 A ADD B 111 reserved
OPCODE(2:0) ZERO 010 NOT(A) 101 reserved